View ATA5279C-14_8354993.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

9125p-rke-05/14 features six connections for series-resonant lf coil antennas drives up to 1a peak current on the first three channels and up to 700ma peak on the second three, largely independent of the battery voltage on-off-keyed data modulation with up to 5.7kbit/s (manchester coded) sinusoidal-like output signal for superior emc behavior 20 selectable steps for current regulation for field strength measurement (rssi) output driver stages are protected against electrical and thermal overload very low power-down current consumption spi interface for easy microcontroller bus connection lf data buffer to minimize microcontro ller?s cpu load during a data transmission small outline package: qfn48, 7mm 7mm ata5279/ata5279c antenna driver for multiple antennas datasheet
ata5279/ata5279c [datasheet] 9125p?rke?05/14 2 1. description the atmel ? ata5279 is an lf coil driver ic intended for passive entry/-go (peg) systems. it can drive up to six low- frequency-antennas (i.e., coils) to provide a wake-up and initialization channel to the key fob. figure 1-1. block diagram oscillator internal supply por, bg, uv/ov control logic communication protocol handling dc dc boost controller lf data buffer spi pgnd vds a4p a6p a5p a1p a3p a2p a1n a3n a2n vl vcc irq bcnt mact nres vif miso mosi s_clk s_cs osco osci vs rgnd vshs cint agnd reference sine wave generator driver stage control zero cross detector return line driver hp 1-3 integrator sample and hold lp 1-3 a4n a6n vshf a5n
3 ata5279/ata5279c [datasheet] 9125p?rke?05/14 2. pin configuration figure 2-1. pinning qfn48 table 2-1. pin description pin symbol function pin group heat slug pgnd backside ground connection - 1 vs battery supply pin - 2 rgnd reference ground - 3 cint integration capacitor connection - 4 vcc analog 5v stabilization capacitor connection - 5 vshs shunt resistor voltage sense input - 6 vif digital supply voltage input - 7 osci oscillator input pin csp 8 osco oscillator output pin csp 9 mact modulator active indicator output pin do 10 bcnt lf-bit counter output pin do 11 vshf1 shunt resistor driving pin 1 rlo 12 a6n1 coil 6 negative connection line pin 1 lrl 13 a6n2 coil 6 negative connection line pin 2 lrl 14 a3n1 coil 3 negative connection line pin 1 hrl 15 a3n2 coil 3 negative connection line pin 2 hrl 16 a5n1 coil 5 negative connection line pin 1 lrl 17 a5n2 coil 5 negative connection line pin 2 lrl 18 vshf2 shunt resistor driving pin 2 rlo 19 a2n1 coil 2 negative connection line pin 1 hrl 20 a2n2 coil 2 negative connection line pin 2 hrl 21 vds1 driver supply pin 1 ds 22 a4n1 coil 4 negative connection line pin 1 lrl 23 a4n2 coil 4 negative connection line pin 2 lrl a3n2 a2n1 a2n2 vds1 a1n1 a4n2 a4n1 a5n1 vshf2 a5n2 a6n2 a3n1 atmel ata5279 vl3 pgnd3 vl2 pgnd2 vl1 pgnd1 vds3 irq nres s_clk s_cs mosi vs rgnd cint vcc vshs vif osci bcnt vshf1 a6n1 mact osco vds2 a4p a2p agnd2 a6p agnd3 miso a3p a5p agnd1 a1p a1n2 36 35 34 33 32 31 30 29 28 27 26 25 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 19 18 17 20 21 22 23 24 42 43 44 45 46 47 48 41 40 39 38 37
ata5279/ata5279c [datasheet] 9125p?rke?05/14 4 24 a1n1 coil 1 negative connection line pin 1 hrl 25 a1n2 coil 1 negative connection line pin 2 hrl 26 a1p coil 1 positive connection line pin hdl 27 vds2 driver supply pin 2 ds 28 agnd1 driver ground pin 1 - 29 a4p coil 4 positive connection line pin ldl 30 a2p coil 2 positive connection line pin hdl 31 agnd2 driver ground pin 2 - 32 a5p coil 5 positive connection line pin ldl 33 a3p coil 3 positive connection line pin hdl 34 a6p coil 6 positive connection line pin ldl 35 agnd3 driver ground pin 3 - 36 miso master-in-slave-out spi output pin do 37 mosi master-out-slave-in spi input pin di 38 s_cs spi chip select pin di 39 s_clk spi clock input pin di 40 nres chip reset input pin di 41 irq interrupt request output pin do 42 vds3 driver supply pin 3 ds 43 pgnd1 boost converter low-side switch output 1 - 44 vl1 boost converter low-side switch input 1 bls 45 pgnd2 boost converter low-side switch output 2 - 46 vl2 boost converter low-side switch input 2 bls 47 pgnd3 boost converter low-side switch output 3 - 48 vl3 boost converter low-side switch input 3 bls table 2-1. pin description (continued) pin symbol function pin group
5 ata5279/ata5279c [datasheet] 9125p?rke?05/14 3. functional description 3.1 operation modes atmel ? ata5279 features five operation modes. they are: power-down mode (reset state) idle mode operating mode shutdown mode diagnosis mode power-down mode is active after supply voltages have been applied to the chip. no internal circuitry is active in this mode and as such power consumption is minimal. if no operation of the chip is demanded, it should be kept in this state. to enter power-down mode, a negative pulse on the nres pin for at least t nres,min is required. after wake-up from power-down mode by a logic high signal at the s_cs pin, the chip is in idle mode. that is, the oscillator is running and the control logic waits for commands coming from the serial interface. furthe rmore, the selected output driver stage is ready for operation (the voltage on the corresponding output pin axp is approximately half the battery supply voltage). the current consumption of the ch ip is now mainly defined by the cross current through the active driver stage (please refer also to section 3.2 ?coil driver stage? on page 6 ). when processing coil driving commands, the chip is in ope ration mode. from the interfac e point of view, there is no difference from the idle mode; however, current consumption is now higher as the output driver stages are operating and, depending on the selected out put current, the dc-dc conver ter is also operating. if a connection failure (short circuit on any of the coil connection lines) is detect ed, the ata5279 enters the shutdown mode to protect itself from damage. in this mode, the interface operates in idle mode but with all power stages shutdown and no lf transmission command processing. this mode should be exit ed using the reset fault status command (see below), however, it can also be exited by resetting the chip. in diagnosis mode, the output dr iver stages are also disabled. in their place, high-ohmic current sources are activated that can be programmed via the serial interface in order to check t he coil connection lines for failures. this mode can be exited by an appropriate spi command or by resetting the chip.
ata5279/ata5279c [datasheet] 9125p?rke?05/14 6 3.2 coil driver stage the driver stage for each coil consists of two n-channel dmos transistors. the low-side transistor is in darlington configuration to maintain a source-follower characteristic. figure 3-1. principle driver stage setup in the graphic above, the names of internal pins have a gr ey shaded background, and the hat ched area is not part of the driver stage itself but only used in diagnostic mode (please re fer to the diagnosis block description for further information o n this topic). the driver stages are supplied by the three vds pins, which are tied together inside the chip. a quiescence current regulation ensures low cross current while in idle state. the output tran sistors are monitored for current and temperature to protect them from damage caused by i rregular load conditions or too high ambient temperatures. the driving stage is optimized for signal qu ality to ensure low harmonic distortions. two groups of driver stages are integrat ed: the first group is intended for high- current coils, whereas the second group drives low-current coils. note that th ere are certain coil impedance ranges for each driver group. if the connected load exceeds this range, proper current regulati on and/or data modulation is not guaranteed. while in idle mode and especially during a tr ansmission, the driver stages of the five inactive (i.e., not selected) coils are switched to high-side outputs, i.e., the pos itive coil connection lines are tied to t he vds potential. the same applies to the return line inputs axn. these measures ensure minimum parasit ic currents in the disabled coils while the selected coil is operating. vsin_pre internal nodes axp ax_state diag enable vds i hsdiag diag enable i hs n mirr i ls i ls i lsdiag p mirr2 p mirr1 n pwr gnd
7 ata5279/ata5279c [datasheet] 9125p?rke?05/14 3.2.1 driver stage the return line stage is built by an open drain nmos equipped with a free wheel diode. in parallel to the diode there is a pull - up resistance to terminate the inactive antenna coils. figure 3-2. principle return line stage similar to the driver stage the comp onents within the grey area describe th e functionality in diagnosis mode. table 3-1. states of driver outputs within operation modes mode operation/ transmission mode entering by spi cmd s h u t d o w n m o d e fault has detected idle mode entering by s_cs power down/reset entering by nres or poc diagnosis mode entering by spi output axp selected driver active others are on high level (vds) all high impedance selected driver stays on vds/2 ready for operation others are on high level high impedance high impedance (diagnosis current sources programmable) axn selected driver stays o n l o w l e v e l others are on high level all high impedance selected driver stays o n l o w l e v e l others are on high level high impedance high impedance (diagnosis current sources programmable) axn axn_state diag enable vds i hsdiag diag enable i lsdiag gnd vshf 100k
ata5279/ata5279c [datasheet] 9125p?rke?05/14 8 3.3 sine wave generator the sinusoidal coil-driving signal is internally generated. it s amplitude is dependant on the measured coil current, and the frequency is derived from the oscillator stage. in conjunction with the output driver stages, th e generated signal is optimized for low harmonic distortions. the peak-to-peak amplitude of the sinusoidal signal is directly defined by the voltage on the external integration capacitor connected to the cint pin. this voltage, with an offset subtracted, is internally used to generate a low-voltage sine wave signal, which is in turn amplified and leve l-shifted up to the desired output level. the output signal itself has a dc offset close to the half of the supply voltage, and the maximum possible amplitude has about 3v distance to each of the supplies. figure 3-3 illustrates this. figure 3-3. maximum po ssible coil driving signal fo r a given supply voltage vds in application, the output coil current is the fixed valued (selectable via spi). hence, the required output voltage is calcula ted as follows: here, z coil is the complex impedance of the coil, r dson,hrs/lrs is the on-resistance of the appropriate return line current selector (see also section 8. ?functional parameters? on page 29 ) and r shunt is the resistance of the externally applied current sense shunt resistor (typ. 1 , see also section 4. ?application? on page 26 ). 3.4 boost converter the coil driver stage can be supplied by a dc-dc converter in boost configuration. toget her with an externally applied choke, freewheeling diode and capacitor, the battery voltage c an be brought up to the required value, which is dependant on the coil's impedance and the selected current. the converter is only enabled during an active transmission. the peak current through the low-side switch i vl and the output voltage v vds are measured to shut down the converter operation in case one of the values exceeds its upper limit. note: there is no dedicated temperature monitoring for th e boost converter low-side switch. for further details, please refer to section 4.1 ?application hints? on page 27 . the switching frequency is, like the coil driving signal, derived from the oscillator stage and 125khz in value when using an 8mhz input clock. the least possible time the boost converte r takes to generate the maximu m possible output voltage from the minimum possible input voltage is dependant on several par ameters. the values of the external components (choke inductance, charge capacitance and cint integr ation capacitance) greatly effects this time. v out,min v out,max 0.5 x vds gnd vds v out,p i coil,p z coil r dson,hrs/lrs r shunt ++ () =
9 ata5279/ata5279c [datasheet] 9125p?rke?05/14 3.5 coil current sensing (zero cross, sample and hold, integrator) the coil current flows through an external shunt resistor, caus ing a current-dependant voltage, wh ich is fed into the ic via the vshs pin. by monitoring the zero crossing events of th is signal, the phase of the co il current is known and hence the positive peak value can be sampled. the vshs voltage is sampled at t/4 after the zero cross event. the peak coil current is then subtracted from an internal re ference voltage that is dependant on the selected coil current, which results in the regulation difference. an amplifier stage converts this difference into a current, whic h is then fed into an externa lly applied integration capacitor connected to the cint pin. the resulting voltage on this capaci tor directly influences the amplitude of the sine wave signal. i t also determines the supply voltage generated by the boost converte r, if the necessary coil supp ly voltage exceeds the actual supply voltage level. note that during an active tran smission, this voltage is internally limited to v cint,max . note that in idle mode, the voltage on th e integration capacitor is kept at a val ue that corresponds to the battery supply voltage. this ensures that the boost conv erter, if needed, always performs a soft start from the battery voltage level on. the desired current can be selected via the spi. a total of 20 predefined steps are available, divided into the following sections: the lower four steps (50ma to 200ma) are intended for the low-current coils only the next ten steps (250ma to 700ma) are intended for both types of coils the upper six steps (750ma to 1a) are intended only for the high-current coils the ic allows the use of a current step not intended for a particul ar driver group; however, in this case, full functionality, especially a stabilized coil current, cannot be guaranteed. see also the control logic block description for an overview over the commands. 3.6 diagnosis the diagnosis stage monitors both the posit ive (axp) and negative (axn) connection lines of the six coils. if one of these lines is shorted to battery supply or to ground, the followin g measures are taken for protection and diagnostic reasons: all coil driver stages are shut down, i.e., put into high impedance state the shunt resistor is disconnected from the coil return lines the reason for the fault shutdown is stored in the fault register an interrupt request is triggered (see also control logic block) in addition to short circuits, a disconnected coil (i.e., open load) or an excessive junction temperature can also lead to such a fault shutdown. note that this type of diagnosis is carri ed out continuously during normal operation of the ic to protect both the ic and the peripherals from damage. it must be avoided to design the system's load profile in such a way that the protection features of the chip are triggered under normal operating conditions. consecutive triggering of t he overtemperature shutdown may lead to a reduced lifetime. in the event of such a fault shutdown, the ic can be broug ht back to operation by resetting its fault register with the appropriate spi command (please refer also to the section 3.9.2 ?general command description? on page 20 later in this document). as a result, transmission on non- faulty coils is still possible even if there is a failure of one coil. beyond this, the diagnosis of all connected coil lines is a very useful tool for maintenance reasons. the atmel ? ata5279 has implemented test structures that can be activated and read out via spi commands, so that the microcontroller can be programmed to detect most of the possible faults, for example, shorts between different coil connection lines and multiple shorts in one pair of lines.
ata5279/ata5279c [datasheet] 9125p?rke?05/14 10 3.6.1 functional description of diagnosis mode in this diagnosis mode, the coil-line drivers themselves are s witched to high impedance. henc e, only the test structure at every coil connection (both at the positive outputs axp of t he drivers and at the negative out puts axn) is present and can directly test the status of the line. figure 3-4 illustrates this: figure 3-4. base structure of the diag nosis module of one output channel the structure above can be found in ea ch of the six channels of the atmel ? ata5279. as soon as the diagnosis mode is engaged, all channels are operated in this way. on the channel that is actually selected, the se tting of the switches can be changed with the set coil current command a nd the status of the two connection li nes can be checked with the get driver setup command. the two switches in the p line driver are controlled with one bit. that means, either the high-side (s_hxp) or the low-side (s_lxp) switch is closed. the same is true for the n line driver (s_hxn, s_lxn). the controlling bits c 0 and c 1 are taken from the coil current selection register (see section 3.9.2 ?general command description? on page 20 in this document). note that the setting of the switches is la tched. that means, if the setting on the switches of th e selected driver is changed, the setting on the five other channels remains unchanged. by a combination of test structures, many different faults, even between the coils, can be detected. as described in the principle schematic of a driver stage above, a test structure consists of two switchable current sources (one to vds and one to gnd) and a comparat or that converts the voltage level on th e line into a digital signal. an internal comparator monitors the output level of the axp and axn stage referring to a threshold level of ? vds. the switches for the current sources can only be controlled in diagnosis mode, wit h the corresponding coil being selected (see also driver command description). note that one switch is always closed, either the high-side or the low-side switch of one test structure. these structures ar e independent, i.e., they can be set up for each line individually and at the same time. the status of the connection lines of the se lected coil can be read out with a spi command. note: to leave the diagnosis mode a ?reset fault status? command need to be sent at the end. vds agnd driver x select latch c0 bit c0, 1 bits c1 bit vds agnd s_hxn c1 = '1' s_lxn c1 = '0' axn axp s_hxp c0 = '1' s_lxp c0 = '0'
11 ata5279/ata5279c [datasheet] 9125p?rke?05/14 in the following example, there is a short circuit be tween the positive coil connections of coil 1 and 2. figure 3-5. example 1, using the diagnosis mode taking the circuit situation shown above, th e test run starts with both s_l1p and s_ l2p switches closed (default state when entering the diagnosis mode for the first ti me). the read-back of the line state result in both times 0, which is not unexpecte d. however, the result does not change when either altering the c hannel 1 or the channel 2 switch setting. that can be caused both by the failure shown above and by s hort-circuits of both lines to ground. th e final diagnosis can be identified by changing both channels to the high-side switches (s_h1p and s_ h2p). in this case, the two status lines both return 1s ? which eliminates the possibility of two short-circuits to ground. gnd vds s_l1p s_h1p r short status_1 s_l2p s_h2p status_2 a1p a2p
ata5279/ata5279c [datasheet] 9125p?rke?05/14 12 table 3-2 summarizes this test sequence. the suggested waiting time is calculated as follows: the sequence above is an example of how the failure illustrated in figure 3-5 on page 11 could be detected. depending on the grade of detection detail that is required, a matrix for the test sequence should be set up to find the most effective way of programming and testing. for more details on the commands, please refer also to section 3.9.2 ?general command description? on page 20 . the second example circuit has two faults in the circuitry. table 3-2. sequence for example 1, using the diagnosis mode step command i/o coding actions/remarks 1 select driver i 00101001 ? 29h selects driver 1 with diagnosis mode enabled 2 get driver setup i o 01101000 ? 68h 00000 001 ? 01h reads back active driver info: channel 1 active, both lines return a 0 3 select driver i 00101010 ? 2ah selects driver 2 with diagnosis mode enabled 4 get driver setup i o 01101000 ? 68h 00000 010 ? 02h reads back active driver info: channel 2 active, both lines return a 0 5 set coil current i 10100001 ? a1h closes test switches s_h2p and s_l2n note: s_l2p and s_h2n are then open 6 - no command - wait for the test structures to stabilize in the new setting, see below 7 get driver setup i o 01101000 ? 68h 00000 010 ? 02h reads back active driver info: channel 2 active, but both lines return a 0 8 select driver i 00101001 ? 29h selects driver 1 with diagnosis mode enabled 9 set coil current i 10100001 ? a1h closes test switches s_h1 p and s_l1n (note: s_l1p and s_h1n are then open) 10 - no command - wait for the test structures to stabilize in the new setting, see below 11 get driver setup i o 01101000 ? 68h 00001 001 ? 09h reads back active driver info: channel 1 active and a1p returns a 1 12 select driver i 00101010 ? 2ah selects driver 2 with diagnosis mode enabled 13 set coil current i 10100000 ? a0h closes test switches s_l2p and s_l2n note: s_h2p and s_h2n are then open 14 - no command - wait for the test structures to stabilize in the new setting, see below 15 get driver setup i o 01101000 ? 68h 00000 010 ? 02h reads back active driver info: channel 2 active and a2p returns a 1 note: steps 6, 10 and 14 are wait states, as the test structures need some time to stabilize in their new setting. this depends mainly on the externally applied capacitors on the axp and the axn pins. t diag,wait v s c e c ant + () 300 a ---------------------------------------- =
13 ata5279/ata5279c [datasheet] 9125p?rke?05/14 figure 3-6. example 2, using the diagnosis mode if channel four is activated in normal oper ation, a fault shutdown will occur. the re ason for this shutdown (i.e., the entry in the fault register) could either be an overload on the a4p line (her e a short circuit to vs) or a short-circuit on the a4n line to vs. in any case, the ic protects itself and the external components from damage; however , the fact that there is more than one failure in the wiring cannot be discovered. in diagnosis mode, by testing the a4p line with s_h4p and s_ l4p, the short circuit to vs could be found first. the same result would be found when testing the return line switch 4 accordingly, so the presence of more than one fault on coil 4 is determined. the precise fault cannot be found though. the diagnosis result woul d be the same both for the above shown circuit and for the a4n line being directly shorted to vs (without the failure in the coil module, here r shunt2 ) and for the combination of the two. again, this is only an example of how the diagnosis system can be used. generally, a more systematic approach is suggested in order to efficiently test all connection lines used. note: to exit the diagnosis mode correctly, two spi commands have to be sent: the first is the select driver com- mand with the dm bit set to 0 and the second is a reset fault status command. see also spi command description. table 3-3. sequence for example 2, using the diagnosis mode step command i/o coding actions / remarks 1 select driver i 00101101 ? 2dh selects driver 4 with diagnosis mode enabled 2 get driver setup i o 01101000 ? 68h 00011 101 ? 15h reads back active driver info: channel 4 active, a4n returns a 1 3 set coil current i 10100010 ? a2h closes test switches s_l4p and s_h4n note: s_h4p and s_l4n are open then 4 - no command - wait for the test structures to stabilize in the new setting, see first example 5 get driver setup i o 01101000 ? 68h 00011 101 ? 1dh reads back active driver info: channel 4 active, both lines return a 1 6 set coil current i 10100000 ? a0h closes test switches s_l4p and s_l4n note: s_h4p and s_h4n are open then 7 - no command - wait for the test structures to stabilize in the new setting, see first example 8 get driver setup i o 01101000 ? 68h 00010 101 ? 15h reads back active driver info: channel 4 active and a4n returns a 1 a4n a4p vds gnd s_l4n s_h4n s_l4p s_h4p r short1 r short2 status_4n status_4
ata5279/ata5279c [datasheet] 9125p?rke?05/14 14 3.7 spi the spi is used to select the required coil and its current, to provide lf data to the ic, to select and start an lf transmissi on, and to read out status information. it is equipped with a chip select input to enable or disable communication. when disabled, the data output of the ic is in high impedance mode, so other devices may communicate on the same bus. if the device is woken up from power-down mode (s_cs=1) a wait time of > 200s has to be considered before sending a spi command. this time is needed to start up the intern al supply voltage and settling the resonator frequency. the interface is configured as a slave device, always requiring a master (e.g., a microcontro ller) for operation. the maximum input clock frequency is 1/4 of the system cl ock present at the osci pin, resulting, for example, in a maximum signal speed of 2 mbit/s when using a typical 8mhz input clock. the spi features four different ope ration modes, which only differ in the relationship between the clock signal (s_clk) and the data i/os. both the spi itself and the corresponding i/o lines are supplied by the application-prov ided logic supply voltage connected to the vif pin. this ensures that the controller (master) and the ic (slave) operate with the same voltage levels. in total, four modes of operations are possible, each differing in clock polarity and phase. figure 3-8 and figure 3-9 illustrate this. figure 3-7. spi operation in pol = 1 and pha = 1 mode (default mode after reset) figure 3-8. spi operation in pol = 0 and pha = 0 mode sample setup x xlsb msb 12345 x 6 x z z x s_cs mosi miso s_clk sample setup lsb msb 12345 x 6 z xz s_cs mosi miso s_clk x xx
15 ata5279/ata5279c [datasheet] 9125p?rke?05/14 figure 3-9. spi operation in pol = 1 and pha = 0 mode figure 3-10. spi operation in pol = 0 and pha = 1 mode the configuration mode can be selected with the appropriate spi command (see section 3.9.2 ?general command description? on page 20 ). note that after power-up or a reset, the ic is always in its default configuration (pol = 1, pha = 1), which must be used to alter the configurat ion. at the end of the spi configurati on-changing command, the new configuration is activated with the falling edge of the s_cs signal. sample setup lsb msb 12345 x 6 z xz s_cs mosi miso s_clk x xx sample setup x xlsb msb 12345 x 6 x z z x s_cs mosi miso s_clk
ata5279/ata5279c [datasheet] 9125p?rke?05/14 16 3.7.1 timing figure 3-11 illustrates the timi ng parameters of the spi communication. figure 3-11. timing parameters of the spi communication note: the diagram above is using pol = 0 and pha = 0 as a setup for the spi. the values are also valid for the other three configurations. the limits for t he timing values shown above can be found in section 8. ?functional parameters? on page 29 . lsb 1 6 msb z s_cs t io t hi t setup t hold t cs,set t spioff t spi t out,valid t cshold mosi miso s_clk xxx xx t misooff t misoon table 3-4. states of control i/os name pin # direction operation/ transmission mode entering by spi cmd shutdown mode fault has detected idle mode entering by s_cs power down/reset entering by nres or poc s p i s_cs 38 input weak-pull-down weak-pull-down weak-pull-down weak-pull-down s_clk 39 input high impedance high impedance high impedance high impedance mosi 37 input high impedance high impedance high impedance high impedance miso 36 push-pull output tristate (s_cs = low) low/high (s_cs = high) tristate (s_cs = low) low/high (s_cs = high) tristate (s_cs = low) low/high (s_cs = high) tristate (s_cs = low) low/high (s_cs = high) c o n t r vif 6 input supply current supply current supply current supply current nres 40 input weak-pull-up weak-pull-up weak-pull-up weak-pull-up irq 41 push-pull output low/high (1) low/high (1) low/high (1) high bcnt 10 push-pull output low/high (1) low low low mact 9 push-pull output high low low low note: 1. state dependant on modulation, chip state or spi data
17 ata5279/ata5279c [datasheet] 9125p?rke?05/14 3.8 command buffer this buffer is a first-in-first-out (fifo)-type buffer, loca ted between the spi and the modul ator stage. the microcontroller can write coil-driving related commands and data with full spi speed to keep the cpu and bus load low. 3.8.1 structure the buffer can store up to 128bits, organized in 16 words, each eight bit in size. hence, each data word from the spi that contains a control command for the driver stages (i.e., select a certain driver, select a cert ain current, transmit lf-data bit s and transmit a constant wave) is stored in a buffer word. figure 3-12 outlines this. figure 3-12. structure of 128-bit fifo command buffer the read pointer indicates the next word to be processed by the modulator stage, whereas the write pointer indicates the next free location for data from the spi. these pointers are cont rolled by the internal logic to enable the first-in-first-out functionality. 3.8.2 usage after wake-up from power down or failure shut down, the buffer is reset and ready to receive commands and lf data. any lf command and data is fed into the buffer via the spi. the buffer can be filled even during an active data modulation, i.e., when some lf data and/or commands remain in the buffer wh ile waiting to be processed. this increases the independency of the coil driver from the micr ocontroller. an interrupt request (irq) is trigge red when the fill state of the buffer drops be low 6 data bytes or if too many words are sent and a fifo overflow occurs. seamless data processing is an important feature of the command buffer. lf data intended for the same coil and the same current step can be distributed to several commands without the risk of having unwanted gaps in the lf telegram. this allows protocols to have any length and is usable both wit h the send lf-data and the send carrier command. refer also to the section 3.9.1 ?modulator stage? on page 18 for further details. 128 bit fifo buffer 0 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 from spi modulator stage read pointer general command processing 8 8 8 write pointer 7 data selector 0 7 0 7 0 7 0 7 0 7 0 7 0 7 0 7 0 7 0 7 0 7 0 7 0 7 0 0 7 7 8
ata5279/ata5279c [datasheet] 9125p?rke?05/14 18 3.9 control logic the internal control logic handles all information coming from the spi and controls the powe r stages. diagnostic information is also collected and evaluated here. 3.9.1 modulator stage the modulator stage controls the coil drivers. it gets all necessary information from the command buffer. that is: which coil to drive which current to maintain in this coil/which diagnosis switch to close (in diagnosis mode) which baud rate to use for lf data transmission what kind of transmission (i.e., data or carrier) lf data itself (respectively the on-tim e when a carrier is to be transmitted) when a modulator operation is started by an spi command, the data in the buffer is processed in the order it arrives via spi, command by command. the time for this data processing d epends on the command itself and, if lf transmissions are involved, the amount and length of the data bits. table 3-5 lists the timings for th e driver-rela ted commands. note: table 3-5 lists the duration of command execution for the di fferent commands and not the decoding or process- ing time. this is done simultaneous, so that two commands can be executed seamlessly. lf data is transmitted on-off-keyed (ook). ?1? enables the fiel d, whereas ?0? disables it. note that the field generation strongly depends on the bandwidth (the q factor) of the coil. if it is too narrow, the receiver might not be able to decode the data correctly. figure 3-13 shows the signal path from the m odulator stage to the receiver. figure 3-13. example for ook-data modulation with atmel ata5279 table 3-5. execution durations of driver-related commands command lf period counts comment select driver 64 during the first 32 periods, the actual driver is stopped in order to decay any oscillation in the coil. then the switchin g itself is performed and another 32 periods waiting time is started in order to wait for the new driver to reach its operation point select coil curr. 4 the switching time of internal references takes less than 4lf periods. note that there will always be an interruption in a telegram if the coil current is changed between two transmission commands send lf data n 2 {32 / 22} the duration of this command depends on the selected data rate (3.9kbit/s, i.e. 32 periods/lf bit, or 5.7kbit/s, i. e., 22 periods/lf bit) and the amount of nibbles n (2lf data bits) to be transmitted send lf carrier t (32 / 22) the duration of this command depends on the selected data rate (see also above) and the carrier duration t 11 1 10 0 off receiver thresholds detection 11 1 10 current envelope off transmitter coil current receiver data modulator data
19 ata5279/ata5279c [datasheet] 9125p?rke?05/14 coils with high q values need more periods to reach the desired field strength and hence appropriate detection level thresholds in the receiver. so the q factor must be adapted in order to ensure proper data communication. for example, the thresholds here are chosen at 70% of the required output current for a 0 to 1 and at 30% for a 1 to 0 detection. the ic supports two data rates: standard, which is 3.9kbit/ s (or 32lf periods), and high speed, rated with 5.7kbit/s (or 22lf periods). note that this refers to the enc oded (net) data rate. the minimum length of an active field (e.g., the time for the f irst 1 in figure 3-13 ), is 16lf periods in standard and 11lf periods in high speed mode (i.e., gross data rate). another aspect of the lf data transmission is that current regulation can only be done roughly, as the measurement must be interrupted over and over again. at a 0 to 1 transition, the current measurement wi ll not start until the 5t h period, and there will not be any measurement during a 0-transmission. the regulation precision that is achieved during carrier transmission is not valid here. as described in section 3.8 ?command buffer? on page 17 , data is processed seamlessly to avoid gaps in longer lf telegrams. the following example illustrates this feature. assume that following data words have been written into the command buffer via the spi: 1. send 2lf bits (spi data 00h 05h) 2. send carrier with a length of 24 data bits (spi data 98h) in this example, the output signal of th e modulator resembles the illustration below. figure 3-14. example of data transm ission of two consecutive commands the value for t data depends on the speed setting of the modulator (32l f periods in standard and 22 periods in high speed mode, with one period being 8s when operating with 125khz output frequency and therefore 8mhz system clock). the least amount of data that can be processed by the modulat or stage is four lf bits or two (e.g. manchester-encoded) data bits. the first command in the upper ex ample is a minimum-length lf data command. to ensure the traceability of the lf protocol, two pins are provided, which indicate an active data transmission (mact) and the change of an lf bit (bcnt). figure 3-13 illustrates the function of these two signals: figure 3-15. lf transmission tracing signals 26 x t data 24 x t data 2 x t data bcnt signal modulator data first command second command 11 1 1 10 0 current envelope off off transmitter coil current mact signal bcnt signal modulator data
ata5279/ata5279c [datasheet] 9125p?rke?05/14 20 the mact signal can be used to start a timer whereas bcnt can be used as input signal to a counter. note that for carrier transmissions, only the mact signal is active . there are not any pulses on the bcnt line. 3.9.2 general command description the following commands are directly processed by the cont rol logic, i.e., they are not fed into the data buffer: refer to section 3.7 ?spi? on page 14 for bit direct ion definitions. get status info: this command delivers the general ic status information back to the microcontroller (via the spi bus). one part of the return word is the interrupt request source . if such a request is active (i.e., the irq line is high), the source for it is coded here. possible sources include the diagnosis block to indicate a dr iver stage fault (bit f), a general reset (either triggered externally by the nres pin or internally by the power-on reset structure, bit r), an overtemperature of the chip (bit t), or the fifo buffer indicating that the fill state has dropped to 6 data bytes or bel ow (bit bu), or the fill state exceeds the upper limit of 16 bytes (bit bo). the irq signal is re set with this command. additional ly, the operability flag of the ic (bit op) is returned in the word. note that only if no f ault is stored in the fault regist er and all operation voltages are present and valid, the operability is given (indicated by a 1 in the op bit). otherwise, atmel ? ata5279 will not process any driver-related command. finally, the lf speed mode bit returned here indicates the current speed state of the modulator stage (bit s, 0 for normal speed, 1 for high speed). bit r: chip reset - either triggered extern ally by the nres pin or internally by the power on reset structure bit f: indicator for a driver stage fault bit bo: the fifo buffer fill state exceeds the upper limit of 16 bytes bit bu: the fifo buffer fill state drops to 6 data bytes or below bit t: chip overtemperature indicator bit s: lf modulator speed mode indicator bit op lf driver stage operability indicator the irq flag is set if one or more of the listed status bits are set. from these the s-bit and op-bit are excluded. the irq flag can be reset by sending ?get status info? command. get driver setup: this command returns the actual setup of the driver stage, i. e., the selected coil, encoded in the bits d g ,d 1..0 , and the selected current, which can be found in the bits c 4..0 (see also ?select driver? and ?set coil current? command description below for details on bit coding). this command is al so used in diagnosis mode to fetch the state of the coil connection lines. table 3-6. bit defi nitions of the general spi commands command input word (mosi data) output word (miso data) msb 6 5 4 3 2 1 lsb msb 6 5 4 3 2 1 lsb get status info 0 x 1 x 1 x 0 x 0 x 0 x 0 x 0 x x r x f x bo x bu x t x s x op x x get driver setup 0 x 1 x 1 x 0 x 1 x 0 x 0 x 0 x x c 4 x c 3 x c 2 x c 1 x c 0 x d g x d 1 x d 0 get fault info 0 x 1 x 1 x 1 x 0 x 0 x 0 x 0 x x d g x d 1 x d 0 x t x f 03 x f 02 x f 01 x f 00 reset fault status 0 1 0 0 0 0 0 0 x x x x x x x x set spi config 0 1 0 0 1 0 po ph x x x x x x x x halt operation 0 1 0 1 0 0 0 0 x x x x x x x x
21 ata5279/ata5279c [datasheet] 9125p?rke?05/14 get fault info: this command returns the content of the driver stage faul t register back to the microcontroller via the spi bus. the register contains both the code for the de tected fault and the number of the driver stag e that was active when the fault occurred. refer also to the section 3.9.4 ?status monitor? on page 24 for further details. reset fault status: this command clears the content of the driver stage fault r egister and sets the operability bit in the general state register if all supply voltages are pres ent and valid. this command is necessary to resume normal operation following the occurrence and subsequent removal of a fault. please not e that prior to this command, the active channel should be switched to a line that is not faulty. otherwise, the intern al logic might get corrupted and must then be reset with a negative pulse on the nres line. note that this command is also required to bring the atmel ata5279 back into operation mode once the diagnosis mode was active and was then cleared by a select driver command. set spi config: this command changes the two configuration bits po(l) an d ph(a). these bits are responsible for the serial data processing of the spi. default : po = 1, ph = 1 halt operation: as this command is processed immediately, it is not written to the fifo buffer even if it is a dr iver-related command. the effect of this command is that the c ontent of the fifo buffer is cleared, hence no new lf data is available, and if any driver is active it will be stopped. note that such stop s are only carried out at the end of an lf period (i.e., when the sinusoidal output signal reaches half of the supply voltage).
ata5279/ata5279c [datasheet] 9125p?rke?05/14 22 3.9.3 driver-related command description following commands are processed via the lf data buffer: select driver: this command selects the coil that is to be driven or tested next. the br-bit indicates the modula tion speed (0 for 3.9kbit/s, i.e., 32lf periods and 1 for 5.7kbit/s, i.e., 22lf periods). the d g,1..0 bits indicate the channel number to be activated. d g selects the driver group (0 for high-current driver 1..3, 1 for low-current dr iver 4..6) and d 1..0 the required driver in the group (01 for driver 1 / 4, 11 for driver 3 / 6). for connection line diagnosis, the diagnosis mode ca n be enabled by setting the dm-bit to 1. bit br: lf modulator speed (0 for 3.9kbit/s , i.e., 32lf periods and 1 for 5.7kbit/s, i.e., 22 lf periods, referred to manchester coding) bit dm: diagnosis mode selector (0: normal lf operation mode, 1: coil connection diagnosis mode) notes: 1. if set, all coil connections are switched to this mo de. normal operation is not possible. (i.e., lf transmission). the same works for the opposite way: once a select dr iver command is received with the dm-bit at 0, all con- nection lines are switched ba ck to normal operation mode. 2. for a proper operation after a diagnosis run, a re set fault status command also needs to be sent. bits d g,1..0 : active channel indicator bit d g : driver group selector (0 for high-curr ent driver 1..3, 1 for low-current driver 4..6) bits d 1..0 : driver selector, i.e. 01 is driver 1 (d g =0) / 4 (d g = 1), 11 is driver 3 (d g = 0) / 6 (d g =1). default: d g,1..0 = [001], dm = 0, br = 0 --> channel 1, di agnosis mode off and normal lf speed selected. select coil current this command defines the current to be established for the next lf transmissions. bits c 4..0 : contain the step number in the range of 0 to 19 (00hex to 13hex) bits c 1 ..c 0 : are used in diagnosis mode, to control the test switches of the activated connection line whereas ? bit c 0 : the low/high-side switch of the axp line bit c 1 : the low/high-side switch of the axn line) default: c 4..0 = [00000] --> 50 ma coil current selected. table 3-7. bit definiti ons of the driver-related spi commands command input word output word msb 6 5 4 3 2 1 lsb msb 6 5 4 3 2 1 lsb select driver 0 0 1 br dm d g d 1 d 0 x x x x x x x x select coil current 1 0 1 c 4 c 3 c 2 c 1 c 0 x x x x x x x x send lf data 0 l 7 .. 0 l 6 .. 0 l 5 .. 0 l 4 .. n 3 l 3 .. n 2 l 2 .. n 1 l 1 .. n 0 l 0 .. x 0 l 7 x 0 l 6 x 0 l 5 x 0 l 4 x n 3 l 3 x n 2 l 2 x n 1 l 1 x n 0 l 0 send lf carrier 1 0 0 t 4 t 3 t 2 t 1 t 0 x x x x x x x x
23 ata5279/ata5279c [datasheet] 9125p?rke?05/14 send lf data: this command must be used to start an lf data telegram on the selected coil. the bits n 3..0 contain the amount of nibbles to be transferred into the lf data buffer of the atmel ? ata5279. this amount has to be coded as follows: n 3..0 = (n nibbles ? 1) hence, a maximum of 16 nibbles or eight words and a minimu m of one nibble can be written into the buffer using one command. note also that this command uses one more word of space in the buffer, as the header word is also stored. so for example, if the lf telegram consists of four words, the required space in the lf data buffer is five words (four words of pure data and one word for the command header). it is important that the amount of nibbles passed in the header word matches the number of words transferred afterwards to the ic, as no data consistency checking can be carried out here. if an odd nu mber of nibbles is to be transferred, the data word on the spi has to be comple ted with dummy data in the upper nibble, as the spi always requires complete data words on the bus. the fifo buffer is also only filled with complete words. for an example, if seven nibbles of lf data (i.e., 14 lf manchester data bits) are to be sent by the atmel ata5279 via the lf channel, the send lf data command consists of fi ve words, the header word (here 06h) and four lf data words, whereas the last word contains only four bits (the four least significant) of the lf data. for an additional example, see figure 3-16 , which illustrates how lf transmission data is processed in ata5279. figure 3-16. lf data processing send lf carrier: this command should be used when a carrier shall be transmitted on the lf channel via the selected coil. the current will be regulated by ata5279 to the value selected with the last select coil current command (resp. the default value of 50ma). see also section 3.5 ?coil current sensing (zero cross, sample and hold, integrator)? on page 9 for further details. the duration of this carrier can be defined by the t 4..0 bits. note that the time unit here is one lf data bit, i.e., 32lf periods in normal- and 22lf periods in high-speed mode. that leads to a maximum definable carrier time per command of 31 0.256ms = 7.936ms when using an 8mhz system clock. however, when the t 4..0 -value is set to 0, an endless carrier transmissi on with the actually selected current on the actually active coil is started. this can be used fo r long-term measurements or for energy-coupling purposes. be aware that long-term transmissions can produce a huge amount of heat in the driver, dependant on the selected coil current and the properties of the coil it self. it is therefore strongly recomm ended to use this feature only with a maximum current settings of 100ma; otherwise, the chip temperature might reach excessive values. lf telegram mact signal bcnt signal spi data string (bin) spi data string (hex) 0000 0010 02h 35h 04h 01 1 0 1 0 1 01 00 0
ata5279/ata5279c [datasheet] 9125p?rke?05/14 24 3.9.4 status monitor the status monitor holds all information fr om the diagnosis stage. in case of an existing fault, all power stages are disabled. as soon as a fault is stored, an interrupt request (irq) to th e microcontroller is generated. th is signal is persistent until t he status info is polled by the microcontroller. the entry in the fault register can only be cleared by the reset fault command or a global reset. there are two different status registers: a general ic status register (requestable by the get status info command) a coil-driver related fault register (requestable by the get fault info command) the fault register is encoded as follows: the meaning of the bits is described below: d g , d 1..0 : the driver group and number that was active when the fault occurred. only a selected driver can be affected by external faults. therefore, it is sufficient to store th e type of failure and the corresponding driver number. refer to section 3.9.3 ?driver-related co mmand description? on page 22 for further details on the coding of these bits. t: a temperature shutdown has occurred. note that there is not necessarily a link between the driver number and this fault, as all sensor signals of the chip are or?ed together. however, in general, it can be assumed that the last active driver also caused the overtemperature condition. f 03 : this bit indicates a missing return line signal during m odulation. that means that t he current detection unit was not able to find a sinusoidal signal on the vshs pin although the lf coil was driven. the reason for this can either be an open load condition or a short-circuit on the axn pin towards ground. f 02 : this bit indicates an excessive positive voltage on the vshs pin. in normal applications, this is only the case if there is a high current flowing through the shunt resistor. the typical reason for this is a short-circuit on the axn line towards battery. another possible reason could be a shorted lf coil. f 01 : this bit indicates an excessive current through the high-si de transistor that drives th e axp line. the most typical reason for this is a short-circuit towards ground. f 00 : this bit indicates an excessive current through the low-si de transistor that drives the axp line. the most typical reason for this is a short-circuit towards battery. note: to make sure a repeated detection of an existing f ault, the related channel need to be changed before a ?reset fault status? command is executed. table 3-8. fault assignment between dr iver stages and the fault registers msb lsb fault register d g d 1 d 0 t f 03 f 02 f 01 f 00
25 ata5279/ata5279c [datasheet] 9125p?rke?05/14 3.10 oscillator this block provides the clock signals internally needed for cont rol logic, the lf driver stag e, and the boost converter. the oscillator requires an external clock source, which can either be an active signal from a microcontroller for example, or a passive oscillation device like a crystal or a ceramic resonator. as the lf carrier frequency is directly derived from this clo ck, the (resonance) frequency of the clock source must be chosen to match the desired lf frequency. possible values range from 6.4mhz to 9.6mhz, where 8mhz is the typica l value resulting in an lf frequency of 125khz. note that during start-up (i.e., as long as no stable oscillat ion can be detected), the driving current for the crystal is incr eased to shorten the start-up delay. furthermore, the ic is only function al if the oscillator is workin g properly. that means, during start-up after a power-down phase, no communication and no op eration of the ic is possible until the oscillator reaches its operation point. if an external clock source such as a microcontroller is to be used, the logic-level clock signal must be applied at the osci pin, and the osco pin must be left open. note that the chip pr otection features, need a clock si gnal present at the osci pin; without this, the chip is not full y protected. therefore, if the chip is in an y mode but in power-down (reset), a clock signal is needed. the oscillator block is, like the control logic and the spi, su pplied by the application-provided logic supply voltage connecte d to the pin vif. 3.11 internal supply the internal power supply stage provides all internally need ed bias currents and reference voltages. an integrated one- time-programming (otp) structure is used to adjust internal settings. this ensures parameter stability over the production process. the internal supply block performs monitoring functions to rese t or shut down the ic in case of supply shortages or during power-up. a power-management minimizes current consumption during power-down mode of the ic. another part of this block is the internal 5v voltage regulator. it is supplied by th e vs pin, i.e., the battery supply connect ion. this voltage is used for all internal analog functions and driving processes. it is acti ve as long as the ic is not in power-do wn mode. to increase stability and quality of this supply line, it is externally available (pin vcc) for connection to a ceramic capacitor for filtering and buffering. note th at no loads must be connected to this pin. as with the oscillator, this supp ly voltage must settle in its operation point pr ior to any operation. the control logic checks the status of this voltage and inhibits operat ion until it reaches the required level. furt hermore, the driver supply voltage prese nt on the vdsx pins is also monitored. if the level falls below v vds,min , the operability flag of the chip is cleared (bit op in the status register) and driv er-related commands cannot be processed. once the voltage leve l is valid again, the op bit is set again, and operability is restored.
ata5279/ata5279c [datasheet] 9125p?rke?05/14 26 4. application find below a typical application schematic for the atmel ? ata5279. figure 4-1. application schematic for the atmel ata5279 notes: 1. a negative current on pin miso that causes the vo ltage to drop below ?0.6v with respect to ground might lead to a chip reset, comparable to a logic low on the nres pin. 2. for applications with > 6 antennas please refer to the application note ?atmel ata5279 antenna driver extension?. 3. r1 1 for proper operation. 4. no pull-up resistance (by means of resist or or microcontroller pull-up) allowed. 5. ce < 4nf (recommended 1nf) d1 q1 l2 vbatt l1 oscillator internal supply por, bg, uv/ov control logic communication protocol handling dc dc boost controller lf data buffer spi c voltage supply line (vdd) c connection pgnd vds a4p a6p a5p a1p a3p a2p a1n a3n a2n vl vcc irq bcnt mact nres vif miso mosi s_clk s_cs osco osci vs rgnd vshs cint gnd c2 c7 r1 cint d2 c6 + reference c1 ce1 sine wave generator driver stage control ce2 ce3 ant1 zero cross detector return line driver hp 1-3 integrator sample and hold c4 + c3 ce4 ce5 ce6 ce7 ce8 ce9 ce10 ce11 ce12 lp 1-3 ant2 ant3 ant4 ant5 pcb car ant6 a4n a6n vshf a5n
27 ata5279/ata5279c [datasheet] 9125p?rke?05/14 4.1 application hints important application aspects, in terms of circuitry, selection of components and thermal considerations are provided by application notes listed below: atan0003_ata5279_application_hints lf antenna driver ata5279c thermal considerations and pcb design suggestions table 4-1. bill of mate rials (bom) for typical application circuit part value description r1 1 shunt resistor, 1% tolerance c1 220f/50v supply line input filter and stabilizing cap c2 100nf cer. supply line input filter cap c3 10f/50v cer. boost converter storage cap, low esr c4 100nf cer. boost converter filter cap (+esd clamp) c6 100nf cer. internal 5v supply line stabilizing cap cint 10nf cer. integration cap for current regulation loop c7 100nf cer. filter cap for vif supply ce1..12 1nf cer. add. esd buffer, necessity d1 50v/2a schottky diode d2 50v/2a schottky diode l1 68h/2.5a supply line input filter choke l2 82h/2.5a boost converter charging choke q1 8mhz crystal or resonator
ata5279/ata5279c [datasheet] 9125p?rke?05/14 28 5. absolute maximum ratings stresses beyond those listed under ?absolute maximum ratings? may cause permanent damage to the device. this is a stress rating only and functional operation of the device at these or any other conditions beyond t hose indicated in the operational sections of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability . parameters symbol min. max. unit voltage range on pin vs v vs ?0.3 40 v voltage range on pins vdsx, vlx v vds,max ?0.3 46 v voltage range on pins axp v axp,max ?0.3 v vds + 0.3 v voltage range on pins vshfx, vshs v vshf,max ?3 v vcc + 0.3 v voltage range on pins axnx v axnx,max v vshf ? 0.3 46 v voltage range on pins vcc, vif v digsup,max ?0.3 +5.5 v voltage on pins rgnd, pgndx v gnd,max ?0.3 +0.3 v voltage range on pins nres, s_cs, s_clk, mosi, osci, mact, bcnt, irq, miso, osco v io,max ?0.3 v vif + 0.3 v voltage range on pin cint v cint,max ?0.3 v vcc + 0.3 v esd voltage ratings - hbm (mil-std-883f, m. 3015.7) v esd 2 kv count of peaks over lifetime: number of events peak junction temperature t j.max 500,000 at 200 c note: all voltages refer to the agnd pins. 6. thermal resistance parameters symbol value unit thermal resistance junction to case r thjc 10 k/w thermal resistance junction to ambient (1) r thja 35 k/w note: 1. value that can be achieved when providing sufficient thermal vias and heat dissipation area 7. temperature range parameters symbol min. max. unit junction operating temperature range (1)(2) t j ?40 +145 c storage temperature range t stg ?40 +150 c note: 1. triggering the overtemperature switch off mode as described in parameter 6.5 in section 8. ?functional parameters? on page 29 is not recommended for standard application. note: th e permanent use of overte mperature switch off will reduce the life time of the ic. 2. for more details in terms of thermal considerations pleas e refer to the application not e ?thermal considerations and pcb design hints?.
29 ata5279/ata5279c [datasheet] 9125p?rke?05/14 8. functional parameters all parameters valid for 7.0v vs 16.5v and ?40c t a 105c unless otherwise noted. no. parameters test conditions pin symbol min. typ. max. unit type* 1 power supply 1.1 vs-pin power-down mode supply current v vs 14v 1 i vspd 5.5 10 a a 1.2 vs-pin idle mode supply current v vs = 16.5v 1 i vs,idle 3.5 5 ma a 1.3 internal vcc voltage - idle - load 7v vs 28v i vcc = 0 i vcc = 5ma 4 v vcc,0 v vcc,1 4.8 5.05 5.3 v a 1.4 vs voltage clamp vs = 28v vs = 40v 1 i vs,c28 i vs,c40 50 1.5 180 3 400 4.5 a ma a 1.5 vcc power-on reset threshold 4 v porvcc 4.1 4.8 v a 1.6 vds operation threshold vs = 16.5v ds v vds,min 5.1 5.15 6 v a 1.7 battery supply range for normal operation idle mode 1 v vs 7 16.5 v d 1.8 vds power-down mode supply current v vds = 28v ds i vds,0 0 0.12 1.4 a a 1.9 vds fault-shutdown mode supply current v vds = 16.5v ds i vds,fs 0.85 2.45 ma a 1.10 battery supply range for jump start operation idle mode 1 v vs 7 26.5 v d 1.11 vcc power-up time 4 t vcc 200 s d 1.12 minimum vs voltage level for vcc operation 1 v vs,min 6 v d 2 boost converter 2.1 overvoltage shut- down level ds v vdsmax 40 42 44 v a 2.2 switch overcurrent shutdown level bls i vlmax 2.9 3.2 4 a a 2.3 switch on-state resistance i vl = 500ma bls r dson,vl 0.5 a 2.4 max duty cycle (t on / t) bls d boost 0.875 - a 2.5 switch leakage current v vl = 38v bls i vl,leak 500 na a 2.6 switch fall time i vl = 200ma bls t vl,f 50 200 ns a 2.7 switch rise time i vl = 200ma bls t vl,r 50 200 ns a *) type means: a = 100% tested, b = 100% correlation test ed, c = characterized on samp les, d = design parameter notes: 1. in this column, pin group names are given. please refer to section 2. ?pin configuration? on page 3 in this document for more details. 2. operation of coils with higher impedance than the given value is possible but functional limitations might occur (inability to reach to configured coil current). coils with lower impedan ce should not be used as they might be detected as faulty.
ata5279/ata5279c [datasheet] 9125p?rke?05/14 30 3 oscillator 3.1 external clock source frequency range csp f osc 6.4 8 9.6 mhz d 3.2 driver output sink resistance during startup i osco = 100a csp r osc,l1 0.9 2.2 k a 3.3 driver output sink resistance during operation i osco = 100a csp r osc,l1 1.8 4.4 k a 3.4 driver output source resistance during startup i osco = ?100a csp r osc,l1 0.9 2.2 k a 3.5 driver output source resistance during operation i osco = ?100a csp r osc,l1 1.8 4.4 k a 3.6 feedback resistance v osci, osco = 5v csp r fb,osc 220 360 k a 3.7 clock input low-to- high detection threshold csp v lh,osc 0.45 vif 0.55 vif a 3.8 power-down input pull-down resistance v osci = 5v v vif = 5v 7 r osci,0 3 6 k a 3.9 driver transconductance in start-up condition 8 g m 600 na/mv d 4 high-current driver stage (a1p, a2p, a3p) 4.1 sourcing current limit (rms) idle mode, dc ramping hdl i hp,hscl ?1.7 ?0.88 a b 4.2 sinking current limit (rms) idle mode, dc ramping hdl i hp,lscl 1.1 2 a b 4.3 signal difference carrier to harmonics 2, 3, 4, 5 v axp,pp = 30v i coil,p = 200ma f osci = 8mhz hdl d sig ?34 db a 4.4 load imped. range (amount of complex impedance) (2) i coil,pp = 2a pp hdl hrl z coil,hp 2 12 d 4.5 min. output voltage i axp = 200ma t j ? 30c hdl v ohp,min 2.5 4.3 v a 4.6 max. output voltage i axp = ?200ma t j ? 30c hdl v ohp,max vds ? 4.5 vds ? 2.5 v a 4.7 idle mode cross current v vds = 16.5v ds i axph,cc 35 50 68 ma a 8. functional parameters (continued) all parameters valid for 7.0v vs 16.5v and ?40c t a 105c unless otherwise noted. no. parameters test conditions pin symbol min. typ. max. unit type* *) type means: a = 100% tested, b = 100% correlation test ed, c = characterized on samp les, d = design parameter notes: 1. in this column, pin group names are given. please refer to section 2. ?pin configuration? on page 3 in this document for more details. 2. operation of coils with higher impedance than the given value is possible but functional limitations might occur (inability to reach to configured coil current). coils with lower impedan ce should not be used as they might be detected as faulty.
31 ata5279/ata5279c [datasheet] 9125p?rke?05/14 4.8 idle mode output voltage v vds = 20v i axp = 0 i axp = 200ma t j ? 30c hdl v axph,dile 9 11 v a 4.9 inactive pull-up impedance v vds = 20v i axp = ?100a t j ? 30c hdl r axph,pu 11.5 27 k b 4.10 diagnosis mode pull- up current v vds = 16.5v v axp = 0v i pu,diag ?150 ?100 a a 4.11 diagnosis mode pull- down current v vds = 16.5v v axp = 16.5v i pd,diag 170 260 a a 5 low current driver stage (a4p, a5p, a6p) 5.1 sourcing current limit (rms) idle mode, dc ramping ldl i lp,hscl ?1.2 ?0.55 a b 5.2 sinking current limit (rms) idle mode, dc ramping ldl i lp,lscl 0.9 1.7 a b 5.3 signal difference carrier to harmonics 2, 3, 4, 5 v axp,pp = 30v i coil,p = 200ma f osci = 8mhz ldl d sig ?34 db a 5.4 load imped. range (amount of complex impedance) (2) ldl lrl z coil,lp 10 25 d 5.5 min. output voltage i axp = 200ma t j ? 30c ldl v olp,min 2.5 4.3 v a 5.6 max. output voltage i axp = ?200ma t j ? 30c ldl v olp,max vds ? 4.5 vds ? 2.5 v a 5.7 idle mode cross current v vds = 16.5v ds i axpl,cc 28 40 53 ma a 5.8 idle mode output voltage v vds = 20v i axp = 0 i axp = 200ma t j ? 30c hdl v axpl,dile 9 11 v a 5.9 inactive pull-up impedance v vds = 20v i axp = ?100a t j ? 30c hdl r axpl,pu 11.5 27 k b 5.10 diagnosis mode pull- up current v vds = 16.5v v axp = 0v hdl ldl i pu,diag ?150 ?100 a a 5.11 diagnosis mode pull- down current v vds = 16.5v v axp = 16.5v hdl ldl i pd,diag 170 260 a a 8. functional parameters (continued) all parameters valid for 7.0v vs 16.5v and ?40c t a 105c unless otherwise noted. no. parameters test conditions pin symbol min. typ. max. unit type* *) type means: a = 100% tested, b = 100% correlation test ed, c = characterized on samp les, d = design parameter notes: 1. in this column, pin group names are given. please refer to section 2. ?pin configuration? on page 3 in this document for more details. 2. operation of coils with higher impedance than the given value is possible but functional limitations might occur (inability to reach to configured coil current). coils with lower impedan ce should not be used as they might be detected as faulty.
ata5279/ata5279c [datasheet] 9125p?rke?05/14 32 6 coil return line and diagnosis stage (a1n ? a6n) 6.1 return line switch on- state resistance i hps = 0.3a i lps = 0.22a hrl lrl r ds,onhps r ds,onlps 1.05 1.2 a 6.2 return line switch overcurrent shutdown threshold r shunt = 1 ch. 1-3 selected ch. 4-6 selected rlo i shunt,max 1.25 0.875 1.75 1.225 a a a 6.3 diagnosis mode pull- up current v vds = 16.5v v axp/n = 0v hrl lrl i pu,diag ?150 ?100 a a 6.4 diagnosis mode pull- down current v vds = 16.5v v axp/n = 16.5v hrl lrl i pd,diag 170 260 a a 6.4.1 diagnoses mode threshold voltage v vds = 16.5v v axp/n = 16.5v i pu_diag active i pd_diag active 0.38 x vds 0.62 x vds 0.45 x vds 0.80 x vds d 6.5 overtemperature shutdown threshold t otsdwn 145 170 c b 6.6 open load and short circuit detection axn to gnd hrl lrl t oldet 115 215 s a 6.7 short circuit detection axp or axn to vbatt hrl lrl t oldet 100 s b 7 zero crossing detector 7.1 pos. slope detection threshold 5 v zc ?10 +10 mv a 7.2 polarity detection delay voltage jump from v vshs ? 20mv to v vshs + 20mv 5 t zcdel 150 290 ns a 9 integrator stage 9.1 input offset voltage 5 v ofs,integ ?2.5 +2.5 mv b 9.2 positive output linearity v vshs = 1.1v pp current step 20 selected 3 i int,pos ?20 ?8 a a 9.3 negative output linearity v vshs = 0.9v pp current step 20 selected 3 i int,neg 8 20 a a 9.6 upper output voltage limit i cint = 30a v shs = 100mv p current step 20 selected 3 v cint,max 3.15 3.45 v a 8. functional parameters (continued) all parameters valid for 7.0v vs 16.5v and ?40c t a 105c unless otherwise noted. no. parameters test conditions pin symbol min. typ. max. unit type* *) type means: a = 100% tested, b = 100% correlation test ed, c = characterized on samp les, d = design parameter notes: 1. in this column, pin group names are given. please refer to section 2. ?pin configuration? on page 3 in this document for more details. 2. operation of coils with higher impedance than the given value is possible but functional limitations might occur (inability to reach to configured coil current). coils with lower impedan ce should not be used as they might be detected as faulty.
33 ata5279/ata5279c [datasheet] 9125p?rke?05/14 10 references 10.1 current step 1 level - v ref,s1 49.5 54.5 mv a 10.2 current step 2 level - v ref,s2 97 105 mv a 10.3 current step 3 level - v ref,s3 145 157 mv a 10.4 current step 4 level - v ref,s4 192 208 mv a 10.5 current step 5 level - v ref,s5 245 255 mv a 10.6 current step 6 level - v ref,s6 294 306 mv a 10.7 current step 7 level - v ref,s7 343 357 mv a 10.8 current step 8 level - v ref,s8 392 408 mv a 10.9 current step 9 level - v ref,s9 441 459 mv a 10.10 current step 10 level - v ref,s10 490 510 mv a 10.11 current step 11 level - v ref,s11 539 561 mv a 10.12 current step 12 level - v ref,s12 588 612 mv a 10.13 current step 13 level - v ref,s13 637 663 mv a 10.14 current step 14 level - v ref,s14 686 714 mv a 10.15 current step 15 level - v ref,s15 735 765 mv a 10.16 current step 16 level - v ref,s16 784 816 mv a 10.17 current step 17 level - v ref,s17 833 867 mv a 10.18 current step 18 level - v ref,s18 882 918 mv a 10.19 current step 19 level - v ref,s19 931 969 mv a 10.20 current step 20 level - v ref,s20 980 1020 mv a 11 digital interface (spi, control logic) 11.1 supply current in operation mode v vif 5.5v 6 i supvif 0.6 1.9 3 ma a 11.2 supply current in power-down mode v vif = 5.0v 6 2 5 a a 11.3 spi clock period chip in operation 39 t spi 4 1/f osci s d 11.4 spi clock low-phase timing chip in operation 39 t lo,min 2 1/f osci s d 11.5 spi clock high-phase timing chip in operation 39 t hi,min 2 1/f osci s d 11.6 spi output enabling time chip in operation t misoon,max 100 ns d 11.7 spi output disabling time chip in operation t misooff,max 100 ns d 11.8 minimum spi disable time chip in operation t spioff,min 4 1/f osci s d 8. functional parameters (continued) all parameters valid for 7.0v vs 16.5v and ?40c t a 105c unless otherwise noted. no. parameters test conditions pin symbol min. typ. max. unit type* *) type means: a = 100% tested, b = 100% correlation test ed, c = characterized on samp les, d = design parameter notes: 1. in this column, pin group names are given. please refer to section 2. ?pin configuration? on page 3 in this document for more details. 2. operation of coils with higher impedance than the given value is possible but functional limitations might occur (inability to reach to configured coil current). coils with lower impedan ce should not be used as they might be detected as faulty.
ata5279/ata5279c [datasheet] 9125p?rke?05/14 34 11.9 minimum chip select setup time chip in operation chip in parallel mode t csset,min 2 1/f osci 200s s d d 11.10 minimum chip select hold time chip in operation t cshold,min 2 1/f osci s d 11.11 minimum data input setup time chip in operation t setup,min 100 ns d 11.12 minimum data input hold time chip in operation t hold,min 100 ns d 11.13 output source capability v vif = 5v i source = ?1ma do v dig,h 4.75 v a 11.14 output sink capability v vif = 5 v i sink = 1ma do v dig,l 0.25 v a 11.15 input current v in = 0v v vif = 5.5v v in = 5.5v v vif = 5.5v 37 38 39 40 37 38 39 40 i in,l i in,h ?0.2 ?0.2 ?0.2 ?60 0 12 0 0 0 0 0 ?20 0.2 40 0.2 0.2 a a 11.16 input high level threshold v vif = 3.1v di v lh 0.48 0.64 v vif a 11.17 input low level threshold v vif = 3.1v di v hl 0.32 0.48 v vif a 11.18 external reset input timing t nres,min 100 ns d 11.19 tristate output leakage current v miso = 2.5v i l,max 500 na a 8. functional parameters (continued) all parameters valid for 7.0v vs 16.5v and ?40c t a 105c unless otherwise noted. no. parameters test conditions pin symbol min. typ. max. unit type* *) type means: a = 100% tested, b = 100% correlation test ed, c = characterized on samp les, d = design parameter notes: 1. in this column, pin group names are given. please refer to section 2. ?pin configuration? on page 3 in this document for more details. 2. operation of coils with higher impedance than the given value is possible but functional limitations might occur (inability to reach to configured coil current). coils with lower impedan ce should not be used as they might be detected as faulty.
35 ata5279/ata5279c [datasheet] 9125p?rke?05/14 10. package information 9. ordering information extended type number package remarks ata5279c-wgqw vqfn48, 7mm 7mm taped and reeled, moq 4000 package drawing contact: packagedrawings@atmel.com gpc drawing no. rev. title 6.543-5130.03-4 1 10/18/13 package: vqfn_7x7_48l exposed pad 5.6x5.6 common dimensions (unit of measure = mm) min nom note max symbol dimensions in mm specifications according to din technical drawings 0.035 0.05 0 a1 77.1 6.9 e 0.25 0.3 0.2 b 0.5 e 0.4 0.45 0.35 l 5.6 5.7 5.5 e2 5.6 5.7 5.5 d2 77.1 6.9 d 0.21 0.26 0.16 a3 0.85 0.9 0.8 a top view d 48 1 12 pin 1 id e side view a3 a a1 b l a (10:1) bottom view e d2 48 37 13 1 12 24 25 36 e2 a partially plated surface two step singulation process
ata5279/ata5279c [datasheet] 9125p?rke?05/14 36 11. revision history please note that the following page numbers re ferred to in this section re fer to the specific revision mentioned, not to this document. revision no. history 9125p-rke-05/14 ? section 9 ?ordering information? on page 35 updated ? section 10 ?package information? on page 35 updated 9125o-rke-07/13 ? section 9 ?ordering information? on page 35 updated 9125n-rke-01/13 ? section 3.7 ?spi? on page 14 updated ? section 3.8.2 ?usage? on page 17 updated ? section 7 ?temperature range? on page 28 updated ? section 8 ?functional parameters? number 11.9 on page 34 updated 9125m-rke-12/12 ? section 3.2.1 ?return line driver stages? on page 7 added ? section 3.6.1 ?functional descripti on of diagnosis mode? on page 10 updated ? section 4.1 ?application hints? on page 27 updated 9125l-rke-03/11 ? ata5279c on page 1 added 9125k-rke-11/10 ? section 9 ?ordering information? on page 38 changed 9125j-rke-11/10 ? section 8 ?functional parameters? numbers 4.9, 5.9, 6.6 and 6.7 on pages 33 to 35 changed 9125i-rke-09/10 ? figure 1-1 ?block diagram? on page 1 changed ? table 2-1 ?pin description? on page 3 changed ? order of figures 3-6 to 3-9 on pages 14 to 15 changed ? figure 4-1 ?application schematic for ata5279? on page 27 changed ? table 4-1 ?bill of materials (bom) for typical application circuit? on page 28 changed ? section 7 ?operating range? on page 31 changed ? section 8 ?functional parameters? numbers 1.11 and 1.12 on page 32 added ? section 8 ?functional parameters? numbers 11.1 to 11.12 on page 36 changed 9125h-rke-05/10 ? datasheet ata5279p renamed in datasheet ata5279 ? ordering number for small taped & reeled unit introduced as following: ata5279p-plpw 9125g-rke-01/10 ? features item 3 ?on-off-keyed data modulation .. ? on page 1 changed ? table 3-1 ?states of driver outputs within operation modes? on page 6 added ? table 3-4 ?states of control i/os? on page 16 added ? note 2 ?for applications with 6 antennas .. ? on page 27 added ? note ?application note - lf antenna driver ata5279p ... ? on page 30 added ? section 5 ?absolute maximum ratings? part ?count of peaks over lifetime .. ? on page 31 changed ? section 7 ?operating range? note 2 ?triggering the overtemperature .. ? and note 3 ?for more details in terms ... ? on page 31 changed ? data rate from 4.0kbit/s to 3.9kbit/s on pages 18, 19 and 23 changed
x x xx x x atmel corporation 1600 technology drive, san jose, ca 95110 usa t: (+1)(408) 441.0311 f: (+1)(408) 436.4200 | www.atmel.com ? 2014 atmel corporation. / rev.: rev.: 9125p?rke?05/14 atmel ? , atmel logo and combinations thereof, enabling unlimited possibilities ? , and others are registered trademarks or trademarks of atmel corporation in u.s. and other countries. other terms and product names may be trademarks of others. disclaimer: the information in this document is provided in c onnection with atmel products. no license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of atmel products. except as set forth in the atmel terms and condit ions of sales located on the atmel website, atmel assumes no liability wh atsoever and disclaims any express, implied or statutory warranty relating to its p roducts including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or non-infringement. in no event shall atmel be liable for any direct, indirect, consequential, pu nitive, special or incidental damages (including, without limi tation, damages for loss and profits, business interruption, or loss of information ) arising out of the use or inability to use this document, even if atmel has been advised of the possibility of such damages. atmel makes no r epresentations or warranties with respect to the accuracy or c ompleteness of the contents of this document and reserves the right to make changes to specificatio ns and products descriptions at any time without notice. atmel d oes not make any commitment to update the information contained herein. unless specifically provided otherwise, atme l products are not suitable for, and shall not be used in, automo tive applications. atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life. safety-critical, military, and automotive applications disclaim er: atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to re sult in significant personal inju ry or death (?safety-critical a pplications?) without an atmel officer's specific written consent. safety-critical applications incl ude, without limitation, life support devices and systems, equipment or systems for t he operation of nuclear facilities and weapons systems. atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by atmel as military-grade. atmel products are not designed nor intended for use in automot ive applications unless spec ifically designated by atmel as automotive-grade.

▲Up To Search▲

Price & Availability of ATA5279C-14

	To Download ATA5279C-14 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .